Design of Floating Point Arithmetic Unit using VHDL

Priya Susan Mathew; Amal Kurian Mathew; Amitha Saleem; Stephanie Ann Kuruvilla; Dhanusha P.B

CALL FOR PAPERS : Sep-2023

Submission Last Date

25-Sep-23

Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access

Design of Floating Point Arithmetic Unit using VHDL

Author(s):

Priya Susan Mathew , Saintgits College of Engineering, Kottayam,Kerala.; Amal Kurian Mathew, Saintgits College of Engineering,Kottayam,Kerala; Amitha Saleem, Saintgits College of Engineering, Kottayam,Kerala.; Stephanie Ann Kuruvilla, Saintgits College of Engineering, Kottayam,Kerala.; Dhanusha P.B, Saintgits College of Engineering, Kottayam,Kerala.

Keywords:

Addition algorithm, ALU, Division algorithm, FPAU, Multiplication algorithm, Subtraction algorithm

Abstract:

The main objective of project is to design and verify different operations of floating point arithmetic unit (FPAU). We have designed a 64-bit AU which accepts two floating point 64 bits numbers and the code corresponding to the operation which it has to perform from the user. The AU performs the desired operation and generates the result accordingly. A pipeline floating point arithmetic unit (AU) design using very high speed hardware description language (VHDL) is introduced. The novelty of the AU is it gives high performance through the pipelining concept. Pipelining is a technique where multiple instruction executions are overlapped. In the top-down design approach, four arithmetic modules: addition, subtraction, multiplication, and division: are combined to form the floating-point AU. Each module is divided into smaller modules. Two bits selection determines which operation takes place at a particular time. The pipeline modules are independent of each other. All the modules in the AU design are realized using VHDL. Design functionalities are validated through simulation and compilation. After the coding was done, the synthesis of the code was performed using Xilinx-ISE. Test vectors are created to verify the outputs as opposed to the calculated results. Successful implementation of pipelining in floating point AU using VHDL fulfills the needs for different high-performance applications.