IJSTE

CALL FOR PAPERS : Sep 2017

Submission Last Date
25-Sep--17
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Design of Floating Point Arithmetic Unit using VHDL


Author(s):

Priya Susan Mathew , Saintgits College of Engineering, Kottayam,Kerala.; Amal Kurian Mathew, Saintgits College of Engineering,Kottayam,Kerala; Amitha Saleem, Saintgits College of Engineering, Kottayam,Kerala.; Stephanie Ann Kuruvilla, Saintgits College of Engineering, Kottayam,Kerala.; Dhanusha P.B, Saintgits College of Engineering, Kottayam,Kerala.

Keywords:

Addition algorithm, ALU, Division algorithm, FPAU, Multiplication algorithm, Subtraction algorithm

Abstract:

The main objective of project is to design and verify different operations of floating point arithmetic unit (FPAU). We have designed a 64-bit AU which accepts two floating point 64 bits numbers and the code corresponding to the operation which it has to perform from the user. The AU performs the desired operation and generates the result accordingly. A pipeline floating point arithmetic unit (AU) design using very high speed hardware description language (VHDL) is introduced. The novelty of the AU is it gives high performance through the pipelining concept. Pipelining is a technique where multiple instruction executions are overlapped. In the top-down design approach, four arithmetic modules: addition, subtraction, multiplication, and division: are combined to form the floating-point AU. Each module is divided into smaller modules. Two bits selection determines which operation takes place at a particular time. The pipeline modules are independent of each other. All the modules in the AU design are realized using VHDL. Design functionalities are validated through simulation and compilation. After the coding was done, the synthesis of the code was performed using Xilinx-ISE. Test vectors are created to verify the outputs as opposed to the calculated results. Successful implementation of pipelining in floating point AU using VHDL fulfills the needs for different high-performance applications.


Other Details:

Manuscript Id :IJSTEV2I10031
Published in :Volume : 2, Issue : 10
Publication Date: 01/05/2016
Page(s): 547-550
Download Article

IMPACT FACTOR

3.905

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

IC Value

ThVe IC Value of our journal is 62.78
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved