IJSTE

CALL FOR PAPERS : Dec-2023

Submission Last Date
25-Dec-23
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

A Power Efficient, High Speed Reduction Technique using Domino Logic


Author(s):

Ms. Jyoti Chaudhary , Ideal Institute of Technology, Ghaziabad, AKTU, Lucknow, India; Ms. Juhi Jain, Ideal Institute of Technology, Ghaziabad, AKTU, Lucknow, India

Keywords:

Dynamic gates, evaluation phase, pre-charge phase and robustness

Abstract:

Domino logic based OR gate is proposed in this paper. Domino logic is the power reduction technique for the large circuit which uses NMOS only. In this paper we studied Previous domino logic OR gate depending on previous work. Proposed design, which is introduce new domino logic OR gate with power reduce technique and delay. We provide direct discharging path for the circuit while working. New design gives 74%reduction in power and 31% reduction in delay. Complete circuit is simulated using TSMC 90nm technology by applying 1v vdd.


Other Details:

Manuscript Id :IJSTEV3I12030
Published in :Volume : 3, Issue : 12
Publication Date: 01/07/2017
Page(s): 62-66
Download Article

IMPACT FACTOR

4.753

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

1

1

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved