Using Verilog and System Verilog Design and Verify the Communication Bridge Between APB and I2C Protocol

Sujata Mallappa Chajagouda; Abdullah Gubbi

CALL FOR PAPERS : Mar-2023

Submission Last Date

25-Mar-23

Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access

Using Verilog and System Verilog Design and Verify the Communication Bridge Between APB and I2C Protocol

Author(s):

Sujata Mallappa Chajagouda , P A College of Engineering Mangalore, Karnataka, India; Abdullah Gubbi, P A College of Engineering Mangalore, Karnataka, India

Keywords:

APB, APB to I2C Bridge, FIFO, I2C, Parallel to serial communication protocols

Abstract:

SOC devices and circuits will consist of sub-circuits which will use different protocols, some will use serial data transmitting protocols and some will use parallel communication protocols so in this project we are presenting how to build communication between two different block which use different protocols. To build the communication bridge between these two protocols, first we designed each block separately then to make communication between these two protocols we developed bridge which consists of APB slave and I2C master blocks. Here we used Verilog Hardware description language to design the each blocks then used System Verilog to develop the Test Bench to verify the whole design, and used Model Sim tool for simulation and verifying it.