IJSTE

CALL FOR PAPERS : March-2021

Submission Last Date
25-March-21
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

A Multi Threshold Technique Based 12T SRAM Cell for High Stability and Low Power Dissipation


Author(s):

Diwakar Prasad Tiwari , India IES College of Technology, Bhopal, India; Ashish Raghuwanshi, India IES College of Technology, Bhopal, India

Keywords:

Transmission Gate, Leakage Low power, Static noise margin, SRAM Swing Voltage, Tanner tool

Abstract:

Framework on chip gadgets request segment which devour less power and gives less deferral in circuit. Versatile processors utilize memory component as a noteworthy part in their chip. This paper shows SRAM with transmission entryway rationale which gives less postponement and woks under low power supply. New SRAM configuration gives 0.40* lessening in power1.Also this SRAM cell gives 15*,0.90* change in write 0 and write1 than regular/conventional 12-T SRAM cell Tanner Tool is utilized for schematic outline and format configuration reason.


Other Details:

Manuscript Id :IJSTEV4I4029
Published in :Volume : 4, Issue : 4
Publication Date: 01/11/2017
Page(s): 45-48
Download Article

IMPACT FACTOR

4.753

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

1

1

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved