IJSTE

CALL FOR PAPERS : Sep 2017

Submission Last Date
25-Sep--17
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

A Novel Low Power, High Speed Design of Phase Frequency Detector (PFD) using 180nm Technology


Author(s):

Sumit Kumar Singh , Galgotiya College of Engineering, Greater Noida; Amit Gupta, Galgotiya College of Engineering, Greater Noida

Keywords:

Phase Lock Loop, Dead Zone, Gate Diffusion Input

Abstract:

As technology is shrinking down high speed, low power device demands circuitry which works faster. Considering into account, here we proposed a new phase frequency detector (PFD) with 4 transistors. A GDI (Gate Diffusion Input) - a new technique of low power digital circuit design is used to implement new circuit. Due to less number of transistor it consume less power and gives less delay in circuit. Proposed phase frequency detector is used in phase lock loop. Proposed design gives 56% reduction in power and 76% reduction in delay. Simulation has been done in 180 nm TSMC technology CMOS environment.


Other Details:

Manuscript Id :IJSTEV3I8060
Published in :Volume : 3, Issue : 8
Publication Date: 01/03/2017
Page(s): 140-143
Download Article

IMPACT FACTOR

3.905

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

IC Value

ThVe IC Value of our journal is 62.78
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved