IJSTE

CALL FOR PAPERS : May 2017

Submission Last Date
25-May-17
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Adiabatic Logic Circuits for Low Power, High Speed Applications


Author(s):

Satyendra Kumar , Shambhunath Institute of Engineering and Technology, Jhalwa, Allahabad, Uttar Pradesh; Ram Raksha Tripathi, Shambhunath Institute of Engineering and Technology, Jhalwa, Allahabad, Uttar Pradesh

Keywords:

PFAL, VLSI, CMOS Logic, Adiabatic Logic, MUX, Adder

Abstract:

As technology is shrinking down we requires devices which consume less power gives less delay in device. So here we compare PFAL (Positive Feedback Adiabatic Logic) and ECRl (Efficient Charge – Recovery Logic) technique basic logic gates with CMOS gates. Results gives improvement in power and delay. Using this ECRL and PFAL we have design 2:1 mux which is very less power consuming and fast in operation. Simulation result is done using TSMC180nm technology on tanner tool.


Other Details:

Manuscript Id :IJSTEV3I10063
Published in :Volume : 3, Issue : 10
Publication Date: 01/05/2017
Page(s): 121-128
Download Article

IMPACT FACTOR

3.905

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

IC Value

ThVe IC Value of our journal is 62.78
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved