IJSTE

CALL FOR PAPERS : December-2022

Submission Last Date
25-December-22
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

FPGA Implementation of Low Area Single Precision Floating Point Multiplier


Author(s):

Mamatha M , KALPATARU INSTITUTE OF TECHNOLOGY,TIPTUR; S Pramod Kumar, assistant professor, kalpataru institute of technology, tiptur

Keywords:

floating point; multiplication; FPGA; vedic multiplier (VM)

Abstract:

In this paper depict an effective usage of an IEEE 754 single precision floating point multiplier focused for Xilinx Spartan 3E FPGA. Verilog HDL is utilized to actualize an innovation. The multiplier execution handles the overflow and underflow cases. Adjusting is not actualized to give more accuracy when utilizing the multiplier as a part of a multiply and Accumulate (MAC) unit. The multiplier was confirmed against Xilinx floating point multiplier center produced by Xilinx coregen. By using 24*24 Nikhilam vedic sutra for multiplication reduces the area of proposed design, It reduces the large multiplying numbers into smaller values.


Other Details:

Manuscript Id :IJSTEV2I11135
Published in :Volume : 2, Issue : 11
Publication Date: 01/06/2016
Page(s): 560-566
Download Article

IMPACT FACTOR

4.753

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

1

1

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved