IJSTE

CALL FOR PAPERS : Nov 2017

Submission Last Date
25-Nov--17
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Single Stage and Two Stage OP-AMP Design in 180NM CMOS Technology


Author(s):

ANAND KASUNDRA , DSTC JUNAGADH; Jaydip Ravia, DSTC-JUNAGADH; Chetan Bhetariya, DSTC-JUNAGADH; Himat Chavada, DSTC-JUNAGADH; Rajesh Choravada, DSTC-JUNAGADH

Keywords:

Operational Amplifier (OP-AMP), Complementary MOS (CMOS), Transistor logic (TTL). Metal oxide semiconductor (MOS), Common Mode Rejection Ratio(CMRR)

Abstract:

This paper presents the well define method for the design of single stage and two stage Op–amp in 180nm CMOS process. We have simulated diode connected load with two more PMOS to overcome trade-off between the output voltage swing, the voltage gain, and the input CM range. The operational amplifier has high gain, high input impedance and low output impedance. We have designed two stage op-amp of gain 72dB, CMRR 77dB, slew rate 133V/µs PSRR 57dB. Phase-margin 51˚.Design simulation has been carried out in NGSPICE.


Other Details:

Manuscript Id :IJSTEV2I10125
Published in :Volume : 2, Issue : 10
Publication Date: 01/05/2016
Page(s): 514-520
Download Article

IMPACT FACTOR

3.905

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

Index Copernicus Value

The IC Value of our journal is 69.90
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved