IJSTE

CALL FOR PAPERS : Sep 2017

Submission Last Date
25-Sep--17
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Design of Open Core Protocol (OCP) IP Block using VHDL


Author(s):

Vinay Dhok , Nuva College of Engineering and Technology, Nagpur, Maharashtra, India; Prof. Mrs. Pooja Thakre, Nuva College of Engineering and Technology, Nagpur, Maharashtra, India

Keywords:

OCP Bridge Master; Slave; OCP compliant; Interface; Power Analysis; Power reduction; Multi voltage Design

Abstract:

The Open Core Protocol (OCP) is a core centric protocol which defines a high-performance, bus-independent interface between IP cores. It reduces design time, design risk, and manufacturing costs for SOC designs. Main property of OCP is that it can be organized with respect to the application required. The OCP is chosen because of its advanced supporting features such as configurable sideband, control signaling and test harness signals, when compared to other core protocols. The OCP defines a point-to-point interface between two communicating entities such as IP cores and bus interface modules. One entity acts as the master of the OCP instance, and the other as the slave. Only the master can present commands and is the controlling entity. The slave responds to commands presented to it, either by accepting data from the master, or presenting data to the master. For two entities to communicate there need to be two instances of the OCP connecting them such as one where the first entity is a master and one where the first entity is a slave. In this work, the various OCP profiles will be designed using VHDL and the developed design can be used with respect to its suitable application in the real time product. Basically the OCP unifies all inter-core communications. The OCP’s synchronous unidirectional signaling produces simplified core implementation, integration and timing analysis. The OCP readily adapts to support new core capabilities while limiting test suite modifications for core upgrades.


Other Details:

Manuscript Id :IJSTEV2I10102
Published in :Volume : 2, Issue : 10
Publication Date: 01/05/2016
Page(s): 445-451
Download Article

IMPACT FACTOR

3.905

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

IC Value

ThVe IC Value of our journal is 62.78
Click Here

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved