IJSTE

CALL FOR PAPERS : December-2022

Submission Last Date
25-December-22
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

ARCHIEVES

DOWNLOADS

Open Access



CopyScape
Creative Commons License

Realization of Asynchronous Null Convention Logic Circuits using Mapping Algorithm


Author(s):

Shraddha Bhardwaj , Dr.D.Y. Patil School Of Engineering , Pune; Riyaj Kazi, Dr.D.Y. Patil School Of Engineering , Pune

Keywords:

Automation, Gate Mapping, NULL Convention Logic, Technology Mapping

Abstract:

Designs with higher performances, more complexity and shrinking feature size increases the prevalence of asynchronous design paradigms in the multi-billion dollar semiconductor industry. The automation techniques therefore become a challenge in the application areas of asynchronous circuits. In this paper a new methodology is suggested which is used for mapping multi-rail logic expressions to NCL Gate Library. This methodology is then compared to a method which already exists. These methods are implemented in VHDL programming language. The outcome is increased performance in terms of delay and area.


Other Details:

Manuscript Id :IJSTEV1I11133
Published in :Volume : 1, Issue : 11
Publication Date: 01/06/2015
Page(s): 499-504
Download Article

IMPACT FACTOR

4.753

NEWS & UPDATES

Submit Article

Dear Authors, You can submit your article to our journal at the following link: http://www.ijste.org/Submit

Impact Factor

The Impact Factor of our Journal is 4.753 (Year - 2016)
3.905 (Year - 2015) 2.895(Year -2014)

Click Here

Submit Payment Online

Dear Authors, Now you can submit the payment receipt to our journal online at the following link: index.php?p=Payment

1

1

GLOBAL INDEXING



















Computer Science Directory. We are listed under Computer Research Institutes category

Share on Social media

Home | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2014 ijste.org All rights reserved